DS05-20847-2E

FLASH MEMORY

CMOS

2M (256K \times 8) BIT

MBM29F002T-90-X/-12-X/MBM29F002B-90-X/-12-X

■ FEATURES

· Single 5.0 V read, program, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

Package option

32-pin TSOP (Package suffix: PFTN-Normal Bend Type, PFTR-Reversed Bend Type)

... MBM29F002T-X/002B-X

32-pin PLCC (Package suffix: PD) ... MBM29F002T-X/002B-X

- Minimum 100,000 write/erase cycles
- High performance

90 ns maximum access time

· Sector erase architecture

One 16K byte, two 8K bytes, one 32K byte, and three 64K bytes.

Any combination of sectors can be concurrently erased. Also supports full chip erase.

Boot Code Sector Architecture

T=Top sector

B=Bottom sector

Embedded Erase[™] Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program[™] Algorithms

Automatically write and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Low Vcc write inhibit ≤ 3.2 V
- Hardware RESET pin

Resets internal state machine to the read mode

Sector protection

Hardware method disables any combination of sectors from write or erase operations

(Continued)


(Continued)

- Temporary sector unprotection

 Hardware method temporarily enables any combination of sectors from write or erase operations
- Erase Suspend/Resume
 Suspends the erase operation to allow a read in another sector within the same device
- Extended operating temperature range: -40°C to +85°C

Please refer to "MBM29F002T/002B" in detailed specifications.

■ PACKAGE



■ GENERAL DESCRIPTION

The MBM29F002T-X/B-X is a 2M-bit, 5.0 V-only Flash memory organized as 256K bytes of 8 bits each. The MBM29F002T-X/B-X is offered in a 32-pin TSOP (I) and 32-pin QFJ (PLCC) packages. The device is designed to be programmed in-system with the standard system 5.0 V Vcc supply. A 12.0 V VPP is not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard MBM29F002T-X/B-X offers access times 90 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable ($\overline{\text{CE}}$), write enable ($\overline{\text{WE}}$), and output enable ($\overline{\text{OE}}$) controls.

The MBM29F002T-X/B-X is command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0 V Flash or EPROM devices.

The MBM29F002T-X/B-X is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

A sector is typically erased and verified in 1.0 second. (if already completely preprogrammed.)

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29F002T-X/B-X is erased when shipped from the factory.

The device features single 5.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 , or the RY/BY pin. Once the end of a program or erase cycle has been completed, the device internally resets to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability and cost effectiveness. The MBM29F002T-X/B-X memory electrically erases the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The byte is programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, and two 8K bytes, one 32K byte, and three 64K bytes
- · Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.

	₁ 3FFFFH
16K byte	3BFFFH
8K byte	
8K byte	39FFFH
,	37FFFH
32K byte	٥٦٦٦٦١
64K byte	2FFFFH
,	1FFFFH
64K byte	
04K byte	١٨٥٥
2414.1	0FFFFH
64K byte	0000011
	1 00000H

	3FFFFH
64K byte	2FFFFH
64K byte	
64K byte	1FFFFH
32K byte	0FFFFH
,	07FFFH
8K byte	05FFFH
8K byte	
16K byte	03FFFH
	[⊥] 00000H


MBM29F002T-X Sector Architecture

MBM29F002B-X Sector Architecture

■ PRODUCT LINE UP

Part No.		MBM29F0	02T-X/B-X
Ordering Part No.	Vcc = 5.0 V±10%	-90-X	-12-X
Max. Address Access Time (ns)		90	120
Max. CE Access Time (ns)		90	120
Max. OE Access Time (ns)		35	50

■ CONNECTION DIAGRAMS



■ LOGIC SYMBOL





Table 1 MBM29F002T-X/B-X Pin Configuration

Pin	Function
A ₀ to A ₁₇	Address Inputs
DQ ₀ to DQ ₇	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Hardware Reset Pin/Sector Protection Unlock
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply (5.0 V±10%)

■ ORDERING INFORMATION

Industrial Devices

Fujitsu industrial devices are available in several packages. The order number is formed by a combination of:



■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	
Voltage with Respect to Ground All pins except A ₉ , OE, RESET (Note 1)	2.0 V to +7.0 V
Vcc (Note 1)	2.0 V to +7.0 V
A ₉ , OE, and RESET (Note 2)	2.0 V to +13.5 V

- **Notes:** 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
 - 2. Minimum DC input voltage on A₉, OE, and RESET pins are -0.5 V. During voltage transitions, A₉, OE, and RESET pins may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, OE, and RESET pins are +13.0 V which may positive overshoot to 13.5 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING RANGES

Industrial Devices

Ambient Temperature (T_A)-40°C to +85°C Vcc Supply Voltages+4.50 V to +5.50 V


Recommended operating ranges define those limits between which the functionality of the device is guaranteed.


WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.


Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ MAXIMUM OVERSHOOT







■ DC CHARACTERISTICS

• TTL/NMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max.	_	±1.0	μΑ
Іьо	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max.	_	±1.0	μΑ
Ішт	A ₉ , OE, RESET Inputs Leakage Current	Vcc = Vcc Max. A ₉ , OE, RESET = 12.5 V	_	50	μΑ
Icc1	Vcc Active Current (Note 1)	CE = VIL, OE = VIH	_	50	mA
Icc2	Vcc Active Current (Note 2)	$\overline{CE} = VIL, \overline{OE} = VIH$	_	80	mA
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., СЕ = Vін, RESET = Vін	_	1.5	mA
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = VIL	_	1.5	mA
VIL	Input Low Level	_	-0.5	0.6	V
ViH	Input High Level	_	2.4	Vcc+0.5	V
VID	Voltage for Autoselect and Sector Protection (A ₉ , OE, RESET) (Note 3)	Vcc = 5.0 V	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 5.8 mA, Vcc = Vcc Min.	_	0.45	V
Vон	Output High Voltage Level	Iон = −2.5 mA, Vcc = Vcc Min.	2.4	_	V
VLKO	Low Vcc Lock-Out Voltage	_	3.2	4.2	V

Notes: 1. The loc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz).

The frequency component typically is 2 mA/MHz.

- 2. Icc active while Embedded Algorithm (program or erase) is in progress.
- 3. Applicable to sector protection function.

• CMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max.	_	±1.0	μΑ
Ісо	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max.	_	±1.0	μΑ
Ішт	A ₉ , OE, RESET Inputs Leakage Current	Vcc = Vcc Max. A ₉ , OE, RESET = 12.5 V	_	50	μΑ
Icc1	Vcc Active Current (Note 1)	CE = VIL, OE = VIH	_	50	mA
Icc2	Vcc Active Current (Note 2)	CE = VIL, OE = VIH	_	80	mA
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., CE = Vcc ± 0.3 V, RESET = Vcc ± 0.3 V	_	100	μΑ
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vss ± 0.3 V	_	100	μΑ
VIL	Input Low Level	_	-0.5	0.6	V
ViH	Input High Level	_	0.7×Vcc	Vcc+0.3	V
VID	Voltage for Autoselect and Sector Protection (A ₉ , OE, RESET) (Note 3)	Vcc = 5.0 V	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 5.8 mA, Vcc = Vcc Min.	_	0.45	V
Voн1	Output High Voltage Level	lон = −2.5 mA, Vcc = Vcc Min.	0.85×Vcc	_	V
Voн2	Output High Voltage Level	Іон = -100 μA, Vcc = Vcc Min.	Vcc-0.4	_	V
VLKO	Low Vcc Lock-Out Voltage	_	3.2	4.2	V

Notes: 1. The lcc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz).

The frequency component typically is 2 mA/MHz.

- 2. Icc active while Embedded Algorithm (program or erase) is in progress.
- 3. Applicable to sector protection function.

■ AC CHARACTERISTICS


• Read Only Operations Characteristics

Parameter Symbols		Description	Test Setup		-90-X (Note)	-12-X (Note)	Unit
JEDEC	Standard				(NOIC)	(11010)	
t avav	t RC	Read Cycle Time	_	Min.	90	120	ns
t avqv	tacc	Address to Output Delay	CE = VIL OE = VIL	Max.	90	120	ns
t ELQV	t ce	Chip Enable to Output Delay	OE = V _{IL}	Max.	90	120	ns
t GLQV	toe	Output Enable to Output Delay	_	Max.	35	50	ns
t EHQZ	t DF	Chip Enable to Output High-Z	_	Max.	20	30	ns
t GHQZ	t DF	Output Enable to Output High-Z	_	Max.	20	30	ns
taxqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	_	Min.	0	0	ns
_	t READY	RESET Pin Low to Read Mode	_	Max.	20	20	μs

Notes: Test Conditions:

Output Load: 1 TTL gate and 100 pF Input rise and fall times: 20 ns Input pulse levels: 0.45 V to 2.4 V Timing measurement reference level

Input: 0.8 V and 2.0 V Output: 0.8 V and 2.0 V



• Write/Erase/Program Operations Alternate WE Controlled Writes

Parameter Symbols			20 V				
JEDEC	Standard	-	Description		-90-X	-12-X	Unit
tavav	twc	Write Cycle Tim	ne	Min.	90	120	ns
t avwl	t AS	Address Setup	Time	Min.	0	0	ns
twlax	t AH	Address Hold T	ime	Min.	45	50	ns
t DVWH	t DS	Data Setup Tim	е	Min.	45	50	ns
t whox	t DH	Data Hold Time		Min.	0	0	ns
_	toes	Output Enable S	Setup Time	Min.	0	0	ns
		Output Enable	Read	Min.	0	0	ns
_	t 0EH	Hold Time	Toggle and Data Polling	Min.	10	10	ns
t GHWL	t GHWL	Read Recover	Γime Before Write	Min.	0	0	ns
t ELWL	tcs	CE Setup Time	CE Setup Time		0	0	ns
t wheh	t cH	CE Hold Time		Min.	0	0	ns
tww	twp	Write Pulse Wid	Write Pulse Width		45	50	ns
t whwl	t wph	Write Pulse Wid	dth High	Min.	20	20	ns
t whwh1	t whwh1	Byte Programm	ing Operation	Тур.	8	8	μs
		0 0		Тур.	1	1	sec
t whwh2	t whwh2	twhwh2 Sector Erase Operation (Note 1) Max	Max.	15	15	sec	
_	tvcs	Vcc Setup Time		Min.	50	50	μs
_	t vlht	Voltage Transition	Voltage Transition Time (Note 2)		4	4	μs
_	t wpp	Write Pulse Wid	Write Pulse Width (Note 2)		100	100	μs
_	toesp	OE Setup Time to WE Active (Note 2)		Min.	4	4	μs
_	t CSP	CE Setup Time	to WE Active (Note 2)	Min.	4	4	μs
_	t RP	RESET Pulse V	Vidth	Min.	500	500	ns

Notes: 1. This does not include the preprogramming time.

2. This timing is for Sector Protection operations.

$\textbf{MBM29F002T}_{\textbf{-90-X/-12-X}}\textbf{MBM29F002B}_{\textbf{-90-X/-12-X}}$

• Write/Erase/Program Operations Alternate CE Controlled Writes

Parameter Symbols		Decemination			-90-X	-12-X	Unit
JEDEC	Standard		Description		-9U-X	-12-X	Unit
t avav	twc	Write Cycle Tim	Write Cycle Time		90	120	ns
t AVEL	tas	Address Setup	Time	Min.	0	0	ns
t ELAX	t AH	Address Hold T	ime	Min.	45	50	ns
t dveh	tos	Data Setup Tim	е	Min.	45	50	ns
t ehdx	tон	Data Hold Time		Min.	0	0	ns
_	toes	Output Enable S	Setup Time	Min.	0	0	ns
	4	Output Enable	Read	Min.	0	0	ns
_	t oeh	Hold Time	Toggle and Data Polling	Min.	10	10	ns
t GHEL	t GHEL	Read Recover	Fime Before Write	Min.	0	0	ns
twlel	tws	WE Setup Time		Min.	0	0	ns
t ehwh	twн	WE Hold Time		Min.	0	0	ns
t ELEH	t CP	CE Pulse Width		Min.	45	50	ns
t ehel	t CPH	CE Pulse Width	High	Min.	20	20	ns
t whwh1	t whwh1	Byte Programm	ing Operation	Тур.	8	8	μs
4	4	Soctor Eroso O	Sector Erase Operation (Note)		1	1	sec
t whwh2	t whwh2	Max			15	15	sec
_	tvcs	Vcc Setup Time		Min.	50	50	μs
_	t RP	RESET Pulse V	Vidth	Min.	500	500	ns

Note: This does not include the preprogramming time.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments	
Farameter	Min.	Тур.	Max.	Oilit	Comments	
Sector Erase Time	_	1	15	sec	Excludes 00H programming prior to erasure	
Byte Programming Time	_	8	500	μs	Excludes system-level overhead	
Chip Programming Time	_	2.1	13	sec	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycles	_	

■ 32-PIN TSOP (I) PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	7	8	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8	10	pF


Note: Test conditions $T_A = 25$ °C, f = 1.0 MHz


■ QFJ (PLCC) PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	7	8	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8	10	pF

Note: Test conditions T_A = 25°C, f = 1.0 MHz


■ PACKAGE DIMENSIONS





(Continued)

(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

Electronic Devices

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan

New Tech Park Singapore 556741 Tel: (65) 281-0770

Fax: (65) 281-0220

http://www.fmap.com.sg/

F9709

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.